We present measurements of the capacitive coupling energy and the inter-dot capacitances in a linear quadruple quantum dot array in undoped Si/SiGe. With the device tuned to a regime of strong (>1 GHz) intra-double dot tunnel coupling, as is typical for double dot qubits, we measure a capacitive coupling energy of 20.9 ± 0.3 GHz. In this regime, we demonstrate a fitting procedure to extract all the parameters in the 4D Hamiltonian for two capacitively coupled charge qubits from a 2D slice through the quadruple dot charge stability diagram. We also investigate the tunability of the capacitive coupling energy, using inter-dot barrier gate voltages to tune the inter-and intradouble dot capacitances, and change the capacitive coupling energy of the double dots over a range of 15-32 GHz. We provide a model for the capacitive coupling energy based on the electrostatics of a network of charge nodes joined by capacitors, which shows how the coupling energy should depend on inter-double dot and intra-double dot capacitances in the network, and find that the expected trends agree well with the measurements of coupling energy.
I. INTRODUCTION
Electron spins in semiconductor quantum dots are a promising platform for quantum computation [1] [2] [3] . Quantum dots formed in Si/SiGe heterostructures have many advantages, including high electron mobility, low natural abundance of spinful isotopes in Si, and compatibility with industrial Si-based fabrication techniques [4] . Such devices were initially realized in doped heterostructures [5] , but the transition to undoped, fully gated structures [6] [7] [8] [9] has led to improved charge stability. Undoped Si/SiGe heterostructures have now hosted many qubit architectures, with recent demonstrations of single dot qubits such as the Loss-DiVincenzo qubit [10] [11] [12] [13] [14] [15] ; double dot qubits such as the singlet-triplet qubit [9, 16, 17] , quantum dot hybrid qubit [18, 19] , and valley qubit [20, 21] ; and triple dot qubits such as the exchangeonly qubit [22] .
Two-qubit gates in semiconductor quantum dots have been demonstrated through use of the exchange coupling in Loss-DiVincenzo qubits [12, 13, 15, [23] [24] [25] [26] and through use of the capacitive coupling in singlet triplet qubits [27, 28] and charge qubits [29] . For double dot qubits, the capacitive interaction arises when the individual qubit states, |0 and |1 , have different admixtures of the eigenstates of electron position, |L and |R . This difference can be described as an effective dipole moment for each qubit, leading to a dipole-dipole interaction between the qubits. The maximum such interaction energy between two double dot qubits is equal to the shift in detuning experienced by one double dot qubit due to the complete transfer of an electron between dots in the neighboring qubit. This interaction energy can be obtained by measuring the shift in the polarization line of one double dot due to a change in polarization of the other double dot [30] [31] [32] [33] . The resulting energy shift is the coupling term, g, in the Hamiltonian for two double dot qubits that interact capacitively. We refer to this energy from here on as the capacitive coupling.
In this work, we report measurements of the capacitive coupling in a quadruple quantum dot device in undoped Si/SiGe. We tune the device to a regime of strong intradouble dot tunnel coupling (t > 1 GHz in both double dots), to match the conditions of typical double dot qubit experiments, and measure the capacitive coupling to be 20.9 ± 0.3 GHz. In this regime, we demonstrate a fitting procedure with which we obtain, from a 2D slice through the quadruple dot charge stability diagram, all the parameters in the 4D Hamiltonian for capacitively coupled charge qubits. We investigate the tunability of the capacitive coupling in situ, using barrier gate voltages to change the inter-double dot (inter-DD) and intra-double dot (intra-DD) capacitances in the quadruple dot array, and find the capacitive coupling changes over a range of 15-32 GHz, in a way that trends positively with inter-DD capacitance and negatively with intra-DD capacitances. We interpret the range of inter-dot capacitances observed here in terms of changes in inter-dot spacing, and estimate that the changes we make to the barrier gate voltages shift the positions of the quantum dots by tens of nm. We provide a simple model based on the electrostatics of a system of charge nodes joined by capacitors to illustrate how the capacitive coupling should depend on inter-DD and intra-DD capacitances, and we find that the expected trends from the model agree well with the trends in the measured data.
II. RESULTS AND DISCUSSION

A. Fabrication and measurement
The device we study is composed of six quantum dots, four arrayed linearly in the main channel and two in separate channels used to sense the electron occupation of the array. A false-colored SEM micrograph of a lithograph- L(R) is the range of the signal from the left (right) amplifier. Here, βL = 1.9 × 10 4 and βR = 78. The difference in signal range is due to the difference in amplification schemes for the two charge sensors, as described in the main text.
ically identical device is shown in Fig. 1(a) . The device is an accumulation-mode overlapping gate device with three layers, one each for screening, accumulation, and tunnel barrier control (see Suppl. Mat. for further details [34] ). Quantum dot chemical potentials and inter-dot barrier potentials are primarily controlled by the plunger (P) and barrier (B) gates, respectively. The plunger gates are 80 nm wide with 130 nm pitch, as shown in a higher magnification image of the accumulation layer pattern in Fig. 1(b) .
Measurements are performed in a dilution refrigerator with a base temperature below 20 mK. The device is tuned to form a quantum dot under each plunger gate in the main channel, resulting in a linear array of four quantum dots. Two quantum dots are also formed in the auxiliary channels as charge sensors, with the left (right) charge sensor mostly sensitive to double dot 1-2 (3-4). The left charge sensor is connected to a cryogenic amplifier similar to that in Ref. [35] ; the right charge sensor current is amplified only at room temperature. Measurements of the charge occupation of the four-dot array are performed by modulating a plunger gate above each double dot and measuring the charge sensor currents with lock-in amplifiers at those modulation frequencies. The quantum dots are set to desired electron occupations by finding the last electron transitions in the dots and then counting up on the charge stability diagram. The tunnel couplings between dots are controlled with barrier gate voltages. V B2 and V B4 are generally tuned to be much more positive than V B3 , so that the tunnel couplings within each double dot are large while the tunnel coupling between the double dots is negligible. Thus, the significant coupling between the double dots is capacitive. Fig. 2 shows a measurement of the capacitive coupling between the double dots. This measurement is done by measuring a 2D slice through the 4D quadruple dot charge stability diagram. By simultaneously sweeping the detuning of both double dots, we observe the shift in the polarization line of each double dot due to the change in polarization of the other double dot. The magnitude of the shift is extracted by fitting line cuts of each polarization line, finding the center point in each line cut, and fitting the curve describing the shift of the center points in detuning space. The functional form used to fit this curve is a hyperbolic tangent (tanh), based on the expected form for the polarization of a double dot as a function of its detuning [36] . The amplitude of this tanh function in units of detuning energy, indicated by the arrows in Fig. 2 , is equal to the capacitive coupling, g, which for the measurement in Fig. 2 is found to be 28.4 ± 0.4 GHz.
At each tuning of the barrier gate voltages, the detuning lever arms for both double dots are measured by sweeping the temperature and measuring the broadening of the polarization lines [37] , which also enables an extraction of the electron temperature T e = 155 mK. We also measure the individual capacitive elements of the quadruple dot system, shown schematically in Fig. 1(c) , including C i , the total capacitance to dot i, and C ij , the capacitance between dots i and j. These capacitances are obtained from the corresponding self-charging energies E Ci and electrostatic coupling energies E Cij , which can be read from the charge stability diagrams by the dimensions labeled in Fig. 1(d) -(f) [34] .
The double dots are both tuned to be near the (3,2)-(2,3) polarization line, which is the charge qubit regime with the first valley shell filled in all dots. Using this electron configuration enables the detection of transitions of the inner two dots (2 and 3), which is necessary to measure the electrostatic energies indicated in Fig. 1 
(d)-(f).
Since these dots are not directly coupled to reservoirs, their transitions require cotunneling through the outer dots (1 and 4), the rate of which becomes suppressed when the outer dots are empty and their chemical potentials lie well above the chemical potentials of the inner dots [38] .
B. Capacitive coupling at strong inter-dot tunnel couplings
The capacitive coupling measurement shown in Fig. 2 is taken with low intra-DD tunnel couplings. From lack of tunnel broadening of the polarization lines, we determine t 12 , t 34 < k B T e for that measurement, where k B T e ∼ 3 GHz. Suitable values of the tunnel couplings and the capacitive coupling are important for enabling high-fidelity single-and two-qubit gates. To enable good singlequbit control, the intra-DD tunnel couplings should typically be on the order of ∼1-10 GHz between dots in charge [39] [40] [41] , singlet-triplet [9, 16] , quantum dot hybrid [18, 19, 42] , and valley [20, 21] qubits. Furthermore, to couple the qubits purely capacitively, the tunnel rate between dots 2 and 3 should be low so that the exchange coupling between dots 2 and 3 is negligible and the probability of state leakage across B3 during control and readout of the qubits is low.
Taking these considerations into account, we look at an example configuration with strong intra-DD tunnel coupling and weak inter-DD tunnel coupling and measure the capacitive coupling of the system. We set V B3 to achieve a low inter-DD tunneling rate t 23 1 kHz, measured by varying the lock-in frequency and tracking the visibility of the polarization line between dots 2 and 3. We raise V B2 and V B4 until t 12 , t 34 > k B T e , determined by observing tunnel broadening of the intra-DD polarization lines. In this regime, we measure g = 20.9 ± 0.3 GHz. This is reduced compared to the measurement with weaker intra-DD tunnel coupling shown in Fig. 2 , where g = 28.4 ± 0.4 GHz, but is still expected to be strong enough to perform high fidelity two-qubit gates for quan-tum dot hybrid qubits [43] . Fig. 3 (a) shows a 2D slice of the quadruple dot stability diagram at this configuration. As explained above, the shift of the polarization lines in energy corresponds to the magnitude of the capacitive coupling. Additionally, at this tuning where intra-DD tunnel couplings are high, each shifted polarization line acquires an increased curvature due to the tunnel broadening of the opposite polarization line. By adopting a more sophisticated model that incorporates the effects of tunnel coupling, electron temperature, and capacitive coupling, we can fit this curvature to extract more information about the Hamiltonian of the quadruple dot system. Using this analysis, the 2D dataset shown in Fig. 3 (a) yields all the parameters in the Hamiltonian for two coupled charge qubits in the absence of noise, given a known detuning lever arm. The procedure is as follows. We write the 4D Hamiltonian,
where (34) , g is the capacitive coupling, I is the identity operator, and σ i are the usual Pauli operators. From H, we obtain the eigenstates |ψ i as functions of L , R , t L , t R , and g. Then, extending the method in Ref. [36] to a two-qubit system, we calculate the expectation value of the charge polarization of each double dot, averaged over a Maxwell-Boltzmann distribution:
where σ
and Z is the partition function. This expression yields two functions, one for the charge polarization of each double dot as a function of L and R and parametrized by t L , t R , and g. Fitting each of these functions to the shifted polarization line data in Fig. 3(a) yields the theoretical stability diagram shown in Fig. 3(b) [34] . From the fit we extract the parameters t L = 5.8 ± 0.4 GHz, t R = 7.0 ± 0.5 GHz, and g = 20.9 ± 0.3 GHz, allowing us to write out the complete 4D Hamiltonian for coupled charge qubits at every point in Fig. 3(a) .
C. Controlling the capacitive coupling with barrier gate voltages
Comparison of the measurements in Fig. 2 and Fig. 3(a) shows how a change of barrier gate voltages that increases the intra-DD tunnel couplings results in a significant decrease in the capacitive coupling (∼ 25%). We further investigate the tunability of the capacitive coupling in response to the barrier gate voltages V B2 , V B3 , and V B4 , by measuring the coupling energy as well as all the parameters of the capacitance network shown in Fig. 1(c) as a function of these voltages. Fig. 4 shows the results of the measurements, where we observe a range of capacitive couplings from 15-32 GHz in response to changes in inter-dot barrier gate voltages. Each of these barrier gate voltages tunes the capacitance between the dots straddling that barrier. In this way, we investigate the relationships among capacitive coupling, inter-DD capacitance, and intra-DD capacitances. In Fig. 4(a) and (c), the middle barrier voltage, V B3 , is varied with V B2 and V B4 held fixed. Panel (c) shows how increasing V B3 increases the capacitive coupling, g. Panel (a) shows the effect of V B3 on all the inter-dot capacitances in the system. Increasing V B3 increases the inter-DD capacitance (C 23 ) and also decreases both intra-DD capacitances (C 12 and C 34 ). These changes in capacitance are a result of the dots' position shifting in the array. Making V B3 more positive decreases the potential between dots 2 and 3, resulting in these dots shifting closer together (increasing C 23 ) and farther from their outer neighbors, 1 and 4 (decreasing C 12 and C 34 ). The effects of these changes in gate voltage on the coupling g follow the intuition for a dipole-dipole interaction, where a decrease in the spacing between the dipoles causes an increase in the interaction energy.
In Fig. 4(b) and (d), V B3 is held fixed and V B2 and V B4 are varied. Panel (d) shows how increasing V B2 and V B4 decreases g. Panel (b) shows the effect of these barrier voltages on the inter-dot capacitances. Here, the change in inter-DD capacitance is small, while the intra-DD capacitances change significantly in response to V B2 and V B4 . Making these voltages more positive decreases the potential in the middle of each double dot, shrinking the spacing between dots in each pair (increasing C 12 and C 34 ). The effects of these changes in gate voltage on the coupling g again follow the intuition for a dipole-dipole interaction, where here a decrease in intra-DD spacing corresponds to a decrease in the size of the dipoles, which decreases the interaction energy.
To estimate the shift in quantum dot positions associated with the changes in capacitance observed in Fig. 4(a) and (b), we model a pair of neighboring dots as two conducting discs beneath a conducting plane, which incorporates the screening effects from the overlapping gate metal [34] . Fig. 4 (a) and (b), which range from 2-13 aF. These numbers also suggest that the variations in inter-dot capacitance observed in Fig. 4 are the result of significant shifts in dot position, on the order of tens of nm, with a dot pitch on the low C ij end (∼ 1 aF) of ∼ 170 nm and a dot pitch on the high C ij end (∼ 10 aF) of ∼ 90 nm.
To further understand the contributions that the interand intra-DD capacitances make to the capacitance coupling, we model the quadruple dot system as a network of four charge nodes joined by capacitors. The capacitive coupling creates a detuning shift in one double dot due to the change in polarization of the other double dot. We extend the analysis from Ref. [44] from two to four quantum dots and calculate this detuning shift to obtain an analytical expression for capacitive coupling as a function of the capacitive elements shown in Fig. 1(c) (details in Suppl. Mat. [34] ):
where e is the electron charge and |C| is the determinant of the capacitance matrix. We can simplify the expression by approximating all C i = C. Then, assuming interdot capacitances are small compared to total dot capacitances, we can series expand in the ratios c ij = C ij /C, finding, to second order:
where E C = e 2 /C is the single-dot charging energy. The approximate expression in Eq. 4 provides intuition for the relative contributions that the inter-DD and intra-DD capacitances make to the capacitive coupling and how the capacitive coupling should trend with each. The leading contribution of the inter-DD capacitance (c 23 ) is first order, while the leading contributions of the intra-DD capacitances (c 12 and c 34 ) are second order. The capacitive coupling depends positively on inter-DD capacitance but negatively on intra-DD capacitances. This agrees with the correlations we observe between inter-dot capacitances and capacitive coupling, as shown in Fig. 4 , where changes in inter-DD (intra-DD) capacitance correlate positively (negatively) with changes in capacitive coupling.
D. Discussion
The results in Fig. 4 demonstrate a large degree of control over the capacitive coupling using the inter-dot barrier voltages to change the inter-dot capacitances in the array. When this device is tuned to a realistic regime for performing two-qubit experiments, where intra-DD tunneling coupling is high (t 12 , t 34 > 1 GHz) and the inter-DD tunnel coupling is very low (t 23 1 kHz), we find a capacitive coupling of ∼ 20 GHz, which corresponds to a fast 2-qubit entangling time of ∼ 20 ps when both qubits have equal admixtures of |L and |R states.
Based on the trends observed in Fig. 4(c) , if an even higher capacitive coupling rate were desired, we expect the coupling could be increased further in this device by raising V B3 to increase C 23 while raising V B2 and V B4 to maintain strong intra-DD tunnel couplings. This would raise the inter-DD leakage rate across B3, but for many semiconductor qubits, this rate could be brought into the MHz range without surpassing the operation rate of the qubits themselves. The ability to raise C 23 while keeping t 23 low could also be enhanced further by making the barrier potential between dots 2 and 3 higher and narrower, which could be achieved by a straightforward lithographic change of decreasing the gap between plunger gates P2 and P3. We note also that a proportional decrease of all distances in the dot array leads to increased values of g, which is consistent with the larger values of g (∼ 50 GHz) that have been measured in a dot array with a smaller (100 nm) pitch [33] .
III. CONCLUSION
We measure the capacitive coupling and all inter-DD and intra-DD capacitances in a linear array of four quantum dots in the few-electron regime at a range of tunings. We tune to a regime of strong intra-DD tunnel coupling and measure the capacitive coupling to be g = 20.9 ± 0.3 GHz, which is strong enough to be able to implement high-fidelity two-qubit operations. We demonstrate a fitting procedure to extract all the parameters of the 4D Hamiltonian for two capacitively coupled charge qubits from a 2D slice through the quadruple dot stability diagram. We tune the capacitive elements in the quadruple dot array with inter-dot barrier gate voltages and see the capacitive coupling change over a range of 15-32 GHz. We provide a simple model based on a system of charge nodes joined by capacitors to illustrate how capacitive coupling should depend on the inter-DD and intra-DD capacitances of the system and find the model agrees well with the trends in the measured data. 
SUPPLEMENTARY INFORMATION SI. DEVICE FABRICATION AND PACKAGING
The device is fabricated using undoped Si/SiGe heterostructures grown by chemical vapor deposition. A 3 µm thick linearly graded Si 0.7 Ge 0.3 relaxed buffer substrate is grown on top of a Si wafer. The buffer is chemically and mechanically polished before the growth of a 170-375 nm thick Si 0.7 Ge 0.3 layer, a 9 nm thick Si quantum well, a 30 nm thick Si 0.7 Ge 0.3 spacer, and a 1 nm thick Si cap [45] . The layers are measured using x-ray diffraction and x-ray reflectivity to confirm the composition and thickness respectively [46] .
A mesa for each quantum dot device is etched using a CHF 3 plasma. Ohmic contacts are implanted with 31 P + dopants and activated with an anneal. A dielectric stack of Al 2 O 3 is deposited with atomic layer deposition in two steps to form a terraced structure with a 5 nm gate oxide in the region of quantum dot formation and a 20 nm field oxide over the bulk of the ohmic reservoirs. After deposition, the oxide is annealed in forming gas at 450
• C for 15 min. Bond pads, interconnects, and ohmic metal are made with Pd deposited in an e-beam evaporator. The bond pads for each device are made with metallic shorting lines to protect against electrostatic discharge (ESD) during subsequent e-beam lithography and wire bonding. The quantum dot gates are fabricated with e-beam lithography, using PMMA 495 A4 resist and depositing Al in an e-beam evaporator. After liftoff of each Al layer, the sample is cleaned in a 250W downstream O 2 plasma asher for 10 min, both to remove resist residue and to enhance the native AlO x of the gates. After fabrication, the device is wire bonded to a (grounded) printed circuit board (PCB), and the on-chip shorting wires are cut with a diamond scribe attached to a micromanipulator. The PCB is then loaded into a dilution refrigerator at controlled humidity using ESD-safe tools wherever possible. Once at base temperature, the sample is illuminated with an infrared laser diode for ∼10 sec, which is observed to lower threshold voltages on the gates by several hundred mV.
SII. DETUNING LEVER ARMS
As described in the main text, the detuning lever arms are obtained from measurements of thermal broadening of the polarization lines. The detuning lever arms for both double dots are fit together using the measurement of the capacitive shift of the polarization lines. These capacitive shifts are equal for both double dots, in units of energy. In units of voltage, the magnitudes of the shifts differ due to the difference in lever arms for each double dot. Therefore, when fitting the thermal broadening data for detuning lever arms, we impose the additional constraint that the ratio of the lever arms should equal the observed ratio of the polarization line shifts in units of (a) C34 (aF) 10 5 (b) voltage. The uncertainty of the lever arms is calculated from the variance of the fit.
This procedure is repeated to measure the lever arms at every tuning of the barrier gate voltages. Since the detuning is the difference of the chemical potentials between two dots (e.g., 12 = µ 1 − µ 2 ), the detuning lever arm for a particular gate is the difference between the lever arm for that gate and each dot, e.g., α ( )
The detuning lever arm should therefore decrease when the two dots are pulled closer together and the action of a single gate on the two dots differs less. This effect is shown in Fig. S1 , where detuning lever arms are plotted as a function of intra-DD capacitance for each double dot. The lever arms decrease by up to 36% as intra-DD capacitance is increased, which confirms the importance of measuring the detuning lever arm after every change in intra-DD coupling so as to obtain accurate measurements of the double dot energetics at each tuning.
SIII. FITTING FOR TWO-QUBIT HAMILTONIAN PARAMETERS
We fit the functions P L(R) (Eq. 2 of the main text) to the data using the following procedure. P L(R) ∈ [−1, 1] are treated as functions of L and R and parametrized by t L , t R , and g (T e = 155 mK from the measurement described in section SII). P L(R) = 0 corresponds to equal occupancy of both dots in the left (right) double dot, so we fit the roots of P L(R) to the locations of the left (right) polarization line in the data in Fig. 3(a) in the main text. The polarization line locations are obtained by fitting the derivative of a tanh function [36] to linecuts through the left (right) polarization lines and extracting the center points in L(R) . The resulting fit traces for each polarization line are shown in Fig. S2(a) and (b) and overlaid on the 2D dataset in panel (c). The curves here are qualitatively similar to the tanh function that describes the charge polarization of a double dot as a function of its detuning [36] but in fact have a more complicated analytical form that depends on all the parameters of the coupled two-qubit system. Here only the curvature of the polarization lines is used in the fit, and the widths of the lines, which are also determined by t L , t R , and T e , are not used. Including the widths as extra constraints would decrease the uncertainty of the fitted t L and t R , but would add a significant computational overhead, so only the curvature fits in Fig. S2 (a) and (b) are used to extract the Hamiltonian parameters t L , t R and g. The theoretical stability diagram shown in Fig. 3 (b) of the main text incorporates the fitted polarization line curves with widths that are determined by the combined broadening from t L , t R , and T e . The theoretical stability diagram has a background of zero, in contrast to the measured data, which has a background set by the transconductance of the charge sensors. We do not fit the background, since all the relevant information in the dataset is contained in the locations and dimensions of features in L and R , and not in the absolute scale of the color (z) axis.
SIV. OBTAINING CAPACITANCES
We measure the quantum dot charging energies E Ci and the electrostatic coupling energies E Cij by taking charge stability diagrams and measuring the offsets of the transition lines indicated in Fig. 1(d) -(f) in the main text. Specifically, we obtain E Ci from the distance in voltage space between the N i = 2 → 3 and N i = 3 → 4 transition lines and obtain E Cij from the distance in voltage space between the N i = 2 → 3 transition line with N j = 2 and the N i = 2 → 3 transition line with N j = 3, using appropriate lever arms. (E Cij = E Cji , so the two distances corresponding to this energy are averaged.) To fit lines to the transitions, we define a window around each transition of interest, use a peak-finding algorithm to generate a scatter plot within that window, and fit a line to the peak locations. We use the slopes of these lines to convert detuning lever arms to the lever arms between gates and their underlying dot chemical potentials. We use the offsets between the lines to obtain the electrostatic energies E Ci and E Cij . The uncertainties of these energies are propagated from the uncertainties of the detuning lever arms and the variance of the linear fits to the transition lines. We obtain the capacitances C i and C ij from the measured electrostatic energies using the following procedure. The full model of the network of charge nodes we use is shown in Fig. S3 , with voltage sources from gates V gi and ohmic reservoirs V oi included. We calculate the electrostatic energy of the system [44] ,
using the definitions
where N i is the number of electrons on node i. The resulting expression for U contains terms proportional to N 2 i and N i N j , whose coefficients equal E Ci and E Cij , respectively. This yields the formulas for the energies:
where
These formulas can be rearranged to give the capacitances in terms of the measured energies:
The uncertainties of the capacitances are then propagated from the uncertainties of the electrostatic energies.
SV. MODELING THE INTER-DOT CAPACITANCE
To estimate the variation in dot spacing associated with the variation in inter-dot capacitances observed in conducting discs embedded in a semiconductor beneath a conducting plane, which incorporates the screening effects from the overlapping gate metal. The discs in the model have a diameter D equal to the plunger gate width of 80 nm and a height of 1 nm. The distance of the dots below the conducting plane is 35 nm, which corresponds to the combined thickness of the SiGe spacer and the gate oxide in the device. COMSOL is used to model the system and to calculate the capacitance matrix. Fig. S4 shows the results of these calculations. In panel (a), the inter-dot capacitance, C ij , is calculated as a function of the center-to-center distance, d, between the dots. The range over which d is varied in these calculations is determined by the diameter of the dots in the model (80 nm) and the lithographic device pitch (130 nm) and is the range over which the distance between a pair of dots can vary inside the full array without overlapping each other or overlapping the neighboring dots. Over this range in d, C ij ranges from 1-10 aF, in good agreement with the range of inter-dot capacitances we observe in the device (2-13 aF). In panel (b), the self-capacitance of an individual dot, C i , is calculated as a function of d. The blue circles are calculated with the screening effects from the gate metal included, and the red squares are calculated without screening effects. The C i values calculated without screening agree reasonably with the expected selfcapacitance of a disc, given by 4 D, marked on the plot by a horizontal dashed line. The C i values calculated with screening are systematically higher, and are in better agreement with the range of measured values for the points in Fig. 4 of the main text, indicated by the light blue shaded region. This agreement of both C ij and C i between the calculations and the measurements indicates that the dimension used here to model the dots (D = 80 nm) is a reasonable approximation to the actual dot dimensions.
SVI. EXPRESSING CAPACITIVE COUPLING IN TERMS OF DOT CAPACITANCES
The capacitive coupling creates a detuning shift in one double dot due to a change in polarization of the other double dot: Here we assume a total electron number of one per double dot, but the result is the same for higher fixed electron numbers. Expanding Eqs. S1 and S2, the terms proportional to source voltages and their capacitances cancel out, resulting in an expression that depends only on the seven capacitances that we find: 
This expression can be written as a series expansion in the reduced capacitances c ij = C ij /C to obtain Eq. 4 in the main text. Eq. 4 also makes use of the approximation that all C i = C. Across the tunings that we study here, the uniformity of the C i 's varies, but they differ from the mean by at most 20%. The reduced capacitances are strictly < 1. For C ≡ C i , c 12 and c 34 range from 0.1-0.2, and c 23 ranges from 0.03-0.08, putting any third or higher order terms in the expansion below 1%.
